Models also need to allow easy and quick configuration of the on chip bus architecture or communication network. Figure 1 : HW-SW Co-Design methodology Because transactional modeling can be applied ...

At Prosilog, transactional memory controller models leverage this SystemC library for OCP communication. These models are part of a new methodology which reduces design cycle time, errors and hence ...